

100




FIG. 1A




FIG. 1B

130

150




FIG. 2




FIG. 3




FIG. 4

FIG. 5A




FIG. 5B




FIG. 6A

610

611	612
MAIN OP	SUB OP
MULT	NOP
ADD	MIN/MAX
MIN/MAX	ADD
NOP	MULT

FIG. 6G

20-bit ISA

39	19
0	0
0	1
1	0
1	1

20-bit parallel  
 20-bit serial  
 40-bit extended  
 20-bit serial

Control # Control  
 Control # Control  
 DSP, extensions/Shadow  
 DSP # DSP

FIG. 6B

# 6-bit operand specifier

A 6-bit specifier is used in DSP extended instructions to access memory and register operands.

5	4	3	2	1	0
M/R					
0	0	ac-page			
0	1	gpr: r0-r15			
1	ptr: (r0) to (r15)			off	

ereg

GPR

Mem[ptr[0-15]] || ptr[0-15] += offset1/offset2

Always postupdate

This allows access to data memory, ereg and GPR

- Bit 5 = 1: Use rX (X: 0-7) register to obtain effective memory address and post-modify the ptr field by one of two possible offsets specified in rX registers.  
 dmem[ptr], ptr = ptr + offset1, if off = 0  
 ptr = ptr + offset2, if off = 1
- Bit 5 = 0: Access ac-page or GPR

If Bit-4 is set to 0, then bits 3:0 control access to the general-purpose register file (r0-15) or to execution unit registers.

GPR	GPR Intr page	ac-page	ac intr page	ereg-Shadow DSP
R0	R0	A0	A0_i	A0
R1	R1	A1	A1_i	A1
R2	R2	T	T	T
R3	R3	TR	TR	TR
R4	R4			
R5	R5			
R6	R6			
R7	R7			
R8	R8			
R9	R9			SX1
R10	R10			SX1s
R11	R11			SX2
R12	R12_i			SX2s
R13	R13_i			SY1
R14	R14_i			SY1s
R15	R15_i			SY2
				SY2s

FIG. 6C

For shadow DSP instructions, the 3-bit specifier for operands is defined as follows:

2	1	0		2	1	0	
0	0	0	A0	0	0	0	A0
0	0	1	A1	0	0	1	A1
0	1	0	T	0	1	0	T
0	1	1	TR	0	1	1	TR
1	0	0	SX1	1	0	0	SY1
1	0	1	SX1s	1	0	1	SY1s
1	1	0	SX2	1	1	0	SY2
1	1	1	SX2s	1	1	1	SY2s
EREG1				EREG2			

FIG. 6E

Only the shadow DSP instructions can see the above modified page of execution unit registers.

#### 4-bit operand specifier:

Memory operands: (rX) specifies an access out of the data memory to the execution unit for the function that needs to be performed. The address for the access is specified in the rX register in the general register file that hold the 14-bit pointer (16K of addressing) to memory, 5-bit signed offset or a 3-bit unsigned offset that can post-modify the address. In addition each pointer is typed for efficient SIMD processing and includes a permute control for rearranging data elements of a vector on the fly. The "podi" core can deal with 4-element 16-bit real vectors or complex data directly. This ability to manipulate memory data directly reduces the instruction width greatly and allows efficient signal processing.

#### (rX): Memory Address Registers

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
type				cb	x	permute				off1: (0-7)				off0: (-16 to 15)				ptr: pointer													

FIG. 6D

#### 5-bit operand specifier:

The 5-bit specifier includes the 4-bit specifier for general data operands and the special purpose registers. It is used in RISC instructions.

4	3	2	1	0
0	spr: s0-s15			
1	gpr: r0-r15			

SPR		Intr page SPR intr page	
0	fu-ctl	fu-ctl_l	stack(8)
1	a-type	a-type_l	
2	ps-ctl	ps-ctl	
3	t-type	t-type	
4	pl-ctl	pl-ctl	
5	cb-ctl	cb-ctl_l	
6	shuffle	shuffle	
7	io-ptr	io-ptr	
8	status	status_l	
9	loop-ctl	loop-ctl	
10	pcr	pcr	
11	reserved	reserved	
12	reserved	reserved	
13	reserved	reserved	
14	reserved	reserved	

NOTE: All SPR registers are reset to all zeros at power on reset except for the PCR register.

FIG. 6F



DSP Instructions

	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20			
Multiply	1	0	0	PS	S	SX					SY			W/S	SA	DA			Sub-op				
	$da = sx * sy$																			0	0	0	Nop
	$da = (sx * sy) + sa$																			0	0	1	Add
	$da = (sx * sa) + sy$																			0	1	0	Add
	$da = (sx * sy) - sa$																			0	0	1	Sub
	$da = (sx * sa) - sy$																			1	0	0	Sub
	$da = \min(sx * sy, sa)$																			1	0	1	Min
	$da = \min(sx * sa, sy)$																			1	1	0	Min
	$da = \max(sx * sy, sa)$																			1	1	1	Max
Add	1	0	1	PS	+	SX					SY			W/S	SA	DA			Sub-op				
	$da = sx + sy$																			0	0	0	Nop
	$da = sx + sy + sa$																			0	0	1	Add
	$da = sx + sy; sa = sx - sy;$																			0	1	0	AddSub
	$da = (sx + sy) * sa$																			0	0	1	Mul
	$da = -(sx + sy) * sa$																			1	0	0	MulN
	$da = \min(sx + sy, sa)$																			1	0	1	Min
	$da = \max(sx + sy, sa)$																			1	1	0	Max
	$da = \text{sum}(sx)$ (sx, sy unused)																			1	1	1	CombAdd
Extremum	1	1	0	PS	DA	SX								W/S	SA	DA			Sub-op				
	$da = \text{ext}(sx, sy)$																			0	0	0	Nop
	$da = \text{ext}(sx, sy, sa)$																			0	0	1	Ext
	$da = \text{ext}(sx, sa) * sy$																			0	1	0	Mul
	$da = -\text{ext}(sx, sa) * sy$																			0	0	1	MulN
	$da = \text{ext}(sx, sa) + sy$																			1	0	0	Add
	$da = -\text{ext}(sx, sa) - sy$																			1	0	1	Sub
	$\text{ext}(sa, da) ? i = sx, v = sy, ks = lc$																			1	1	0	amax
type-match	1	1	0	PS	0	SX																	
nop	1	1	0	PS	0	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x			
Permute	1	1	0	PS	1	Type																	
Reserved	1	1	1	PS	x	SX																	
																				0	0	0	Permute
																				0	0	1	Permute
																				0	1	0	Permute
																				0	1	1	Permute
																				1	0	0	Permute
																				1	0	1	Permute
																				1	1	0	Permute
																				1	1	1	Permute

Control and specifier Extensions

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mul	0	Pred	PL	Sa	Sy	And	Li	S	S	S	0	SA	DA	abs	0	0				

Add	0	Pred	PL	Sa	Sy	Li	Sub-ext				0	SA	DA	abs	0	0				
							tr	tr	tr	x										
							x	V/S	And	Fp										
							b-cl	Gr	Fp											

Nop (unused)  
Mul/MulN  
Min/max

Ext	0	Pred	PL	Sa	Sy	b-cl	Gr	Sub-ext		0	SA	DA	abs	0	0					
								U												
								Fp												
								And	Li											

Add/sub  
Mul

	0	Pred	PL	Pct2	Sy	Pct1				0	ereg	pad	0	0						
--	---	------	----	------	----	------	--	--	--	---	------	-----	---	---	--	--	--	--	--	--

Type/offset/permute extensions

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	Pred	PL	x	Type: SX	Type: SY				0	SA	DA	x	0	1						
0	Pred	PL	Per	Permute: SX	Permute: SY				0	SA	DA	py	1	0						
0	Pred	UR	UR	px	Offset: SX	Offset: SY				0	SA	DA	py	1	1					

Type override  
permute override  
Offset override

Control Instructions

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
add.sub	L	Pred	0	0	0		RX							RY					RZ	0
max.min	L	Pred	0	0	0		RX							RY					RZ	0
Shift	L	Pred	0	0	1		RX							RY					RZ	0
Logic	L	Pred	0	1	0		RX							RY					RZ	0
Mux	L	Pred	0	1	1		RX							RY					RZ	0
mov	L	Pred	0	1	1		RX							RY					RZ	0
add	L	Pred	0	1	1		RX							RY					RZ	0
mov2reg	L	Pred	0	1	1		RX							RY					RZ	0
Ldm	L	Pred	0	1	1		RX							RY					RZ	0
Set4bits	L	Pred	1	0	0		U14.POS							RZ					U14	0
Set2bits	L	Pred	1	0	0		U14.POS							RZ					U14	0
Setbit	L	Pred	1	0	0		U14.POS							RZ					U14	0
Movl	L	Pred	1	0	0		U14.POS							RZ					U14	0
Jmp	L	Pred	1	0	1									SR					Pred	0
Call	L	Pred	1	0	1									SR					Pred	0
Loop	L	Pred	1	0	1									SR					Pred	0
Jmpi	L	Pred	1	0	1									SR					Pred	0
Calli	L	Pred	1	0	1									SR					Pred	0
Loopi	L	Pred	1	0	1									SR					Pred	0
Test	L	Pred	1	1	0		RX							RY					PZ	0
Testbit	L	Pred	1	1	0		RX							RY					PZ	0
Andp, orp	L	Pred	1	1	0		Pa		Pb		Pc			PZ					Pa	0
Load	L	Pred	1	1	1		MX							RZ					Ext	0
Store	L	Pred	1	1	1		MZ							RZ					Ext	0
eLoad	L	Pred	1	1	1		MX							RZ					Ext	0
eStore	L	Pred	1	1	1		MZ							RZ					Ext	0
Extended	L	Pred	1	1	1									RZ					Ext	0
Logic2	L	Pred	1	1	1									RZ					Ext	0
mov2reg	L	Pred	1	1	1									RZ					Ext	0
Crb	L	Pred	1	1	1									RZ					Ext	0
Parity	L	Pred	1	1	1									RZ					Ext	0
Str	L	Pred	1	1	1									RZ					Ext	0
Alta	L	Pred	1	1	1									RZ					Ext	0
Neg	L	Pred	1	1	1									RZ					Ext	0
Div-dep	L	Pred	1	1	1									RZ					Ext	0
Ext2	L	Pred	1	1	1									RZ					Ext	0
Ext3	L	Pred	1	1	1									RZ					Ext	0
Ext4	L	Pred	1	1	1									RZ					Ext	0
Ext5	L	Pred	1	1	1									RZ					Ext	0
Ext6	L	Pred	1	1	1									RZ					Ext	0
Ext7	L	Pred	1	1	1									RZ					Ext	0
Ext8	L	Pred	1	1	1									RZ					Ext	0
Ext9	L	Pred	1	1	1									RZ					Ext	0
Ext10	L	Pred	1	1	1									RZ					Ext	0
Ext11	L	Pred	1	1	1									RZ					Ext	0
Ext12	L	Pred	1	1	1									RZ					Ext	0
Ext13	L	Pred	1	1	1									RZ					Ext	0
Ext14	L	Pred	1	1	1									RZ					Ext	0
Ext15	L	Pred	1	1	1									RZ					Ext	0
Ext16	L	Pred	1	1	1									RZ					Ext	0
Ext17	L	Pred	1	1	1									RZ					Ext	0
Ext18	L	Pred	1	1	1									RZ					Ext	0
Ext19	L	Pred	1	1	1									RZ					Ext	0
Ext20	L	Pred	1	1	1									RZ					Ext	0
Ext21	L	Pred	1	1	1									RZ					Ext	0
Ext22	L	Pred	1	1	1									RZ					Ext	0
Ext23	L	Pred	1	1	1									RZ					Ext	0
Ext24	L	Pred	1	1	1									RZ					Ext	0
Ext25	L	Pred	1	1	1									RZ					Ext	0
Ext26	L	Pred	1	1	1									RZ					Ext	0
Ext27	L	Pred	1	1	1									RZ					Ext	0
Ext28	L	Pred	1	1	1									RZ					Ext	0
Ext29	L	Pred	1	1	1									RZ					Ext	0
Ext30	L	Pred	1	1	1									RZ					Ext	0
Ext31	L	Pred	1	1	1									RZ					Ext	0

<B41, Bits 9-6> = U15 (Shift Amount)

Bit 5: 0-one reg, 1-broadcast all four; Bit 4: 0-16-bit, 1-32-bit

<B43, Bits 13-10> = U15.POS

FIG. 6J

Extended Control

	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Insert/Extract	RX													
Insert	U14: length	RZ	0	0	0	1	0	x	x	0				
Shift	RX													
Rotate	RX													
jmp, call	U17													
doop	U14: outer LC	U14: inner LC	0	0	1	1	0	0						
doopi	RX													
mult	RX													
add/sub	RX													
min/max	RX													
logicp	PX	D	PZ	0	1	0	0	0	x	x	0			
Test	RX	D	PZ	0	1	0	0	0	x	x	0			
Movl	RX	D	PZ	0	1	0	0	0	x	x	0			
load	Type	RZ	0	1	1	1	0	x	x	0				
storei	Type	RZ	0	1	1	1	0	x	x	0				
loadi	RX													
storei	RX													
add/subi	RX													
min/maxi	RX													
and/ori	RX													

Fill Sign/Zero

R = PC relative  
 Bit 15 is continuation of inner LC

andp, orp, andorpi, orandpi; pz = (pz relapi pz) relapi pz

FIG. 6K

MAC:

Group	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Pred																																								
opcode																																								
imm16																																								
imm32																																								
imm20																																								

MUL-NOP  
 MUL-ADD  
 MUL-EXT  
 MUL-MUL

ARITH:

Group	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Pred																																								
opcode																																								
imm16																																								
imm32																																								
imm20																																								

EXT:

Group	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Pred																																								
opcode																																								
imm16																																								
imm32																																								
imm20																																								

LOGIC:

Group	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Pred																																								
opcode																																								
imm16																																								
imm32																																								
imm20																																								

SHIFT:

Group	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Pred																																								
opcode																																								
imm16																																								
imm32																																								
imm20																																								

Immediate:

Group	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Pred																																								
opcode																																								
imm16																																								
imm32																																								
imm20																																								

Test:

Group	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Pred																																								
opcode																																								
imm16																																								
imm32																																								
imm20																																								

Branch:

Group	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Pred																																								
opcode																																								
imm16																																								
imm32																																								
imm20																																								

Misc:

FIG. 6L




Figure 7

# Pipeline Controller 304




Figure 8A




Figure 8B







FIG. 9A





505 X 505



DATA TYPE

SP CONFIGURATION





FIG. 12A

# DATA TYPE


# SP CONFIGURATION

1 x 4 R




2 1 x 16

1 x 8 R




2 1 x 16

1 x 16 R




2 1 x 16

1 x 32 R



2 1 x 16

1 x 40 R



2 1 x 16


SXM 552A-552B  
OR  
SYM 556A-556B

FIG. 12B


DATA TYPE

SP  
CONFIGURATION


1x4C




1x8C




1x16C



1x32C



1x40C




SXA 550A AND SXA 550B  
OR  
SYA 554A AND SYA 554B


FIG. 12C

DATA TYPE


2x16C



2x32C



2x40C




SXA550A, SXA550B, SXA550C, AND SXA550D  
 SYA554A, SYA554B, SYA554C, AND SYA554D

FIG. 12D


# DATA TYPE

1x4C




$\approx 2 \times 16$

1x8C




$\approx 2 \times 16$

1x16C




$\approx 2 \times 16$

1x32C



$\approx 2 \times 16$

1x40C



$\approx 2 \times 16$


SXM552A AND SXM552B  
OR  
SYM556A AND SYM556B

FIG. 12E

DATA TYPE


SP CONFIGURATION

2x32C  
OR  
2x40C



2x16

2x16C



2x16

SXM552A, SXM552B, SXM552C, AND SXM552D

SYM556A, SYM556<sup>OR</sup>B, SYM556C, AND SYM556D

FIG. 12F

Operand 1 Data Type:  $N_1 \times S_1 R$   
Operand 2 Data Type:  $N_2 \times S_2 R$   
Type Matching R:  $\text{Max}(N_1 \text{ or } N_2) \times \text{Max}(S_1 \text{ or } S_2) R$

Fig. 13A

Operand 1 Data Type:  $N_1 \times S_1 C$   
Operand 2 Data Type:  $N_2 \times S_2 C$   
Type Matching C:  $\text{Max}(N_1 \text{ or } N_2) \times \text{Max}(S_1 \text{ or } S_2) C$

Fig. 13B

Operand 1 Data Type:  $N_1 \times S_1 R$   
Operand 2 Data Type:  $N_2 \times S_2 C$   
Type Matching R+C:  $\text{Max}(N_1 \text{ or } N_2) \times \text{Max}(S_1 \text{ or } S_2) C$

Fig. 13C

	1x16 real	2x16 real	1x16 cmpx	4x16 real	2x16 cmpx	1x32 real	2x32 real	1x32 cmpx	4x32 real	2x32 cmpx	1x40 real	2x40 real	1x40 cmpx	4x40 real	2x40 cmpx
1x16 real	1 unit	2 unit	2 unit	4 unit	4 unit	2 unit	4 unit	4 unit							
2x16 real	2 unit	2 unit													
1x16 cmpx	2 unit		4 unit												
4x16 real	4 unit			4 unit											
2x16 cmpx	4 unit														
1x32 real	2 unit														
2x32 real	4 unit														
1x32 cmpx	4 unit														
4x32 real															
2x32 cmpx															
1x40 real															
2x40 real															
1x40 cmpx															
4x40 real															
2x40 cmpx															

FIG. 14



	1x16 real	2x16 real	1x16 cmpx	4x16 real	2x16 cmpx	1x32 real	2x32 real	1x32 cmpx	4x32 real	2x32 cmpx	1x40 real	2x40 real	1x40 cmpx	4x40 real	2x40 cmpx
1x16 real	1 unit	2 unit		4 unit		1 unit	4 unit		4 unit		1 unit	2 unit		4 unit	
2x16 real	2 unit	2 unit				2 unit	2 unit					2 unit			
1x16 cmpx															
4x16 real	4 unit			4 unit		4 unit			4 unit					4 unit	
2x16 cmpx															
1x32 real	1 unit	2 unit		4 unit		1 unit	2 unit		4 unit		1 unit	2 unit		4 unit	
2x32 real	4 unit	2 unit				2 unit	2 unit					2 unit			
1x32 cmpx															
4x32 real	4 unit			4 unit		4 unit			4 unit		4 unit			4 unit	
2x32 cmpx															
1x40 real	1 unit					1 unit			4 unit		1 unit				
2x40 real	2 unit	2 unit				2 unit	2 unit					2 unit			
1x40 cmpx															
4x40 real	4 unit		4 unit			4 unit			4 unit					4 unit	
2x40 cmpx															

FIG. 15A

	1x16 real	2x16 real	1x16 cmpx	4x16 real	2x16 cmpx	1x32 real	2x32 real	1x32 cmpx	4x32 real	2x32 cmpx	1x40 real	2x40 real	1x40 cmpx	4x40 real	2x40 cmpx
1x16 real	1 unit	2 unit	2 unit	4 unit	4 unit	1 unit	2 unit	2 unit	4 unit	4 unit	1 unit	2 unit	2 unit	4 unit	4 unit
2x16 real	2 unit	2 unit				2 unit	2 unit					2 unit			
1x16 cmpx	2 unit		2 unit					2 unit			2 unit		2 unit		
4x16 real	4 unit			1 unit		4 unit			4 unit					4 unit	
2x16 cmpx	4 unit				4 unit					4 unit					4 unit
1x32 real	1 unit	2 unit				1 unit	2 unit	2 unit	4 unit		1 unit	2 unit	2 unit	4 unit	
2x32 real	2 unit	2 unit				2 unit	2 unit					2 unit			
1x32 cmpx	2 unit		2 unit			2 unit		2 unit			2 unit		2 unit		
4x32 real	4 unit			4 unit		4 unit			4 unit		4 unit			4 unit	
2x32 cmpx	4 unit				4 unit					4 unit					4 unit
1x40 real	1 unit		2 unit			1 unit		2 unit	4 unit		1 unit	2 unit		4 unit	
2x40 real	2 unit	2 unit				2 unit	2 unit				2 unit	2 unit			
1x40 cmpx	2 unit		2 unit			2 unit		2 unit					2 unit		
4x40 real	4 unit			4 unit		4 unit			4 unit		4 unit			4 unit	
2x40 cmpx	4 unit				4 unit					4 unit					4 unit

FIG. 15 B




FIG. 16

Data Type: N x S (R/C)

FIG. 17




FIG. 18

DATA TYPE 1801


0000: 1x16 real  
 0001: 2x16 real  
 0010: 1x16 complex  
 0011: 4x16 real  
 0100: 1x32 real  
 0101: 2x32 real  
 0110: 1x32 complex  
 0111: 2x16 complex  
 1000: 4x32 real  
 1001: 2x32 complex  
 1010: 1x40 real  
 1011: 2x40 real  
 1100: 1x40 complex  
 1101: 4x40 real (only for local add unit operations)  
 1110: 2x40 complex (only for local add unit operations)  
 1111: Reserved

FIG. 19

PERMUTE 1803				X 531 / Y 533				PERMUTE TYPE			
26 25 04 23 22				63 - 48	47 - 32	31 - 16	15 - 0				
0	0	0	0	0	A	B	C	D	203A	Regular Access	
1	0	0	0	0	C	D	A	B	203B	Interchange UB and LB	
0	0	1	0	0	B	A	C	D	203C	Permute HW UB	
0	0	0	0	1	A	B	D	C	203D	Permute HW LB	
0	0	1	0	1	B	A	D	C	203E	Permute HW LB+UP	
1	0	1	0	0	D	C	A	B	203F	Interchange and Permute HW UB	
1	0	0	0	1	C	D	B	A	203G	Interchange and Permute HW LB	
1	0	1	0	1	D	C	B	A	203H	Interchange and Permute HW UB + LB	
0	1	0	0	0	A	A	A	A	203I	Broadcast A bits	
0	1	1	0	0	B	B	B	B	203J	Broadcast B bits	
0	0	0	1	0	C	C	C	C	203K	Broadcast C bits	
0	0	0	1	1	D	D	D	D	203L	Broadcast D bits	

to SP0 300 to SP1 300B to SP2 300 to SP3 300D

FIG. 20



$$X' = [SX_{10}, SX_{11}, SX_{12}, SX_{13}] \text{ e.g. } [x_0, x_1, x_2, x_3]$$

$$X'' = [SX_{20}, SX_{21}, SX_{22}, SX_{23}] \text{ e.g. } [x_4, x_5, x_6, x_7]$$

Where  $SX_{ab}$ : S=Source; a=delay; b=SP unit number (e.g. SP3, SP1, SP0; or termed  $u_3, u_2, u_1, u_0$ ).

$$y' = [SY_{10}, SY_{11}, SY_{12}, SY_{13}]$$

$$y'' = [SY_{20}, SY_{21}, SY_{22}, SY_{23}]$$

Where  $SY_{ab}$ : S=Source; a=delay; b=SP unit number (e.g. SP3, SP2, SP1, SP0; or termed  $u_3, u_2, u_1, u_0$ ).

FIG. 22A

shuffle

Shuffle Control Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
u3	u2	u2	u1	u1	u0			u3	u2	u1	u0					u3	u2	u1	u0					u3	u2	u1	u0				
SY2S								SY1S								SX2S								SX1S							

Units are connected to their nearest neighbors for shuffling the sources using the following bit diagram:

- 00 Unit N+1, SX1 =  $X'$  (right)
- 01 Unit N+1, SX2 =  $X''$  (right)
- 10 Unit N-1, SX1 =  $X'$  (left)
- 11 Unit N-1, SX2 =  $X''$  (left)

For example to shift the sources to the left by one:

3	2	1	0	From
2	1	0	3	Into

The bits should be 10101010 (\$AA)

FIG. 22C

FIR Filter  $\begin{bmatrix} x_0 \\ x_1 \\ \vdots \\ x_N \end{bmatrix} * \begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix} = x_0 y_0 + x_1 y_1 + \dots + x_N y_N$

### Primary Stage

Cycle #

1

2

3

⋮

N

### Primary Stage Computations

SP0

SP1

SP2

SP3

$$x_0 y_0 + \boxed{x_1} y_1 + \boxed{x_2} y_2 + \boxed{x_3} y_3$$

$$\boxed{x_4} y_4 + \boxed{x_5} y_5 + \boxed{x_6} y_6 + \boxed{x_7} y_7$$

$$\boxed{x_8} y_8 + x_9 y_9 + x_{10} y_{10} + x_{11} y_{11}$$

$$\vdots$$

$$x_{N-3} y_{N-3} + x_{N-2} y_{N-2} + x_{N-1} y_{N-1} + x_N y_N$$

### Shadow Stage

Cycle #

1

No operation

2

No operation

3

4

⋮

N+2

### Shadow Stage Computations

SP0

SP1

SP2

SP3

$$\boxed{x_1} y_0 + \boxed{x_2} y_1 + \boxed{x_3} y_2 + \boxed{x_4} y_3$$

$$\boxed{x_5} y_4 + \boxed{x_6} y_5 + \boxed{x_7} y_6 + \boxed{x_8} y_7$$

$$\vdots$$

$$x_{N-2} y_{N-3} + x_{N-1} y_{N-2} + x_N y_{N-1} + x_{N+1} y_N$$

$$\begin{bmatrix} x_1 \\ \vdots \\ x_{N+1} \end{bmatrix} * \begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix}$$

(Shuffle X' Left by one)

### Subsequent Cycles

#### Primary Stage

Cycle #

N+1

⋮

2N

⋮

N+4

⋮

3N

$$\begin{bmatrix} x_2 \\ \vdots \\ x_{N+2} \end{bmatrix}$$

$$* \begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix}$$

$$\begin{bmatrix} x_4 \\ \vdots \\ x_{N+4} \end{bmatrix}$$

$$* \begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix}$$

#### Shadow Stage

Cycle #

N+3

⋮

N+5

⋮

N+5

⋮

N+7

$$\begin{bmatrix} x_3 \\ \vdots \\ x_{N+3} \end{bmatrix} * \begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix}$$

$$\begin{bmatrix} x_5 \\ \vdots \\ x_{N+5} \end{bmatrix} * \begin{bmatrix} y_0 \\ \vdots \\ y_N \end{bmatrix}$$

⋮

FIG. 22B



SP2

502C




FIG. 23A

FIG. 23A

FIG. 23B




FIG. 23





FIG. 23B


# SPO Shadow Mux



$$\begin{aligned} X_0 &= SX_{10}, SX_{20} \\ X_1 &= SX_{11}, SX_{21} \\ X_3 &= SX_{13}, SX_{23} \end{aligned}$$

FIG. 24A

SP1  
Shadow  
Mux





$$X_1 = SX_{11}, SX_{21}$$

$$X_2 = SX_{12}, SX_{22}$$

$$X_0 = SX_{10}, SX_{20}$$

FIG. 24B


SP2  
Shadow  
Mux



$$\begin{aligned} X_2 &= SX_{12}, SX_{22} \\ X_3 &= SX_{13}, SX_{23} \\ X_1 &= SX_{11}, SX_{21} \end{aligned}$$

FIG. 24C

SP3  
Shadow  
Mux



$$\begin{aligned} X_3 &= SX_{13}, SX_{23} \\ X_0 &= SX_{10}, SX_{20} \\ X_2 &= SX_{12}, SX_{22} \end{aligned}$$

FIG. 24D




FIG. 25




FIG. 26






FIG. 21







FIG. 28

LOGICAL ADDRESS (# WORDS)	Logical BITS	ASSUME 8 BITS/WORD	Physical BITS	Physical ADDRESS (# WORDS)
MAX/8 - MOA = MAX/8 - 64K	MAX - 512K		MAX	MAX/8
MAX/8 - 128K	MAX - 1024K	MEM BLOCK D <sub>N</sub>	MAX - 512K	MAX/8 - 64K
MAX/8 - 192K	MAX - 1536K	MEM BLOCK C <sub>N</sub>	MAX - 1024K	MAX/8 - 128K
MAX/8 - 256K	MAX - 2048K	MEM BLOCK B <sub>N</sub>	MAX - 1536K	MAX/8 - 192K
MAX/8 - 320K	MAX - 2560K	MEM BLOCK A <sub>N</sub>	MAX - 2048K	MAX/8 - 256K
•	•	•	•	•
•	•	•	•	•
•	•	•	•	•
448K	3584K		4096K	512K
384K	3072K	MEM BLOCK D <sub>2</sub>	3584K	448K
320K	2560K	MEM BLOCK C <sub>2</sub>	3072K	384K
256K	2048K	MEM BLOCK B <sub>2</sub>	2560K	320K
192K	1536K	MEM BLOCK A <sub>2</sub>	2048K	256K
(192K - 1)	(1536K - 1)	<del>MEM BLOCK D<sub>1</sub></del>	(2048K - 1)	(256K - 1)
128K	1024K	MEM BLOCK C <sub>1</sub>	1536K	192K
64K	512K	MEM BLOCK B <sub>1</sub>	1024K	128K
OK	OK	MEM BLOCK A <sub>1</sub>	512K	64K
			OK	OK

FIG. 29







100

2719AA-2719NN

2718AA-2718NN





FIG. 33B



46.34




FIG. 35



202


SEQUENCE #	START ADDRESS
1	00000000
2	00000001
3	00000002
4	00000003
5	00000004
6	00000005
7	00000006
8	00000007
9	00000008
10	00000009
11	0000000A
12	0000000B
13	0000000C
14	0000000D
15	0000000E
16	0000000F
17	00000010
18	00000011
19	00000012
20	00000013
21	00000014
22	00000015
23	00000016
24	00000017
25	00000018
26	00000019
27	0000001A
28	0000001B
29	0000001C
30	0000001D
31	0000001E
32	0000001F
33	00000020
34	00000021
35	00000022
36	00000023
37	00000024
38	00000025
39	00000026
40	00000027
41	00000028
42	00000029
43	0000002A
44	0000002B
45	0000002C
46	0000002D
47	0000002E
48	0000002F
49	00000030
50	00000031
51	00000032
52	00000033
53	00000034
54	00000035
55	00000036
56	00000037
57	00000038
58	00000039
59	0000003A
60	0000003B
61	0000003C
62	0000003D
63	0000003E
64	0000003F
65	00000040
66	00000041
67	00000042
68	00000043
69	00000044
70	00000045
71	00000046
72	00000047
73	00000048
74	00000049
75	0000004A
76	0000004B
77	0000004C
78	0000004D
79	0000004E
80	0000004F
81	00000050
82	00000051
83	00000052
84	00000053
85	00000054
86	00000055
87	00000056
88	00000057
89	00000058
90	00000059
91	0000005A
92	0000005B
93	0000005C
94	0000005D
95	0000005E
96	0000005F
97	00000060
98	00000061
99	00000062
100	00000063
101	00000064
102	00000065
103	00000066
104	00000067
105	00000068
106	00000069
107	0000006A
108	0000006B
109	0000006C
110	0000006D
111	0000006E
112	0000006F
113	00000070
114	00000071
115	00000072
116	00000073
117	00000074
118	00000075
119	00000076
120	00000077
121	00000078
122	00000079
123	0000007A
124	0000007B
125	0000007C
126	0000007D
127	0000007E
128	0000007F
129	00000080
130	00000081
131	00000082
132	00000083
133	00000084
134	00000085
135	00000086
136	00000087
137	00000088
138	00000089
139	0000008A

360-47

3604R

LWLN					3602	OFF BOUNDARY ROW ADDRESS DECODER
.	.	.	.	.	.	.
.	.	.	.	.	.	.
.	.	.	.	.	.	.
WL4	18	19	1A	1B		
WL3	10	11	12	13		
WL2	08	09	0A	0B		
WL1	00	01	02	03		
	LWBC1	LWBC2	LWBC3	LWBC4		

LF 36A





00	01	10	11
	W1	W2	W3
W4	.	.	.
		W(N-1)	WN

HARDWARE DESIGNER'S VIEW  
 OFFSET PHYSICAL ADDRESS SPACE

FIG. 36C

FIG. 36B








FIG. 39







FIG. 40






FIG. 44A




FIG. 45



